Job Description Job Purpose and Dimensions: Develop, qualify, validate, design-in, and support next-generation IC products for applications such as Opamp, interface and Isolation chip. Principal Accountabilities: • Design, debug and test new products and support old products.
Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are
Change the world. Love your job. In your first year with TI, you will participate in the Career Accelerator Program (CAP), which provides professional and technical training and resources to accelerate your ramp into TI and
Change the world. Love your job. In your first year with TI, you will participate in the Career Accelerator Program (CAP), which provides professional and technical training and resources to accelerate your ramp into TI and
Change the world. Love your job. In your first year with TI, you will participate in the Career Accelerator Program (CAP), which provides professional and technical training and resources to accelerate your ramp into TI and
Change the world. Love your job. Layout Engineers develop and prepare multi-dimensional layouts and detailed drawings of the semiconductor devices from schematics and related geometry provided by designers. Their work may be completed through use of CAD or
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In Create Account) 2. If you already have a Candidate Account, please
芯片ESD设计工程师 上海、杭州 全职 研发 - 电子 / 半导体 职位描述 芯片ESD设计工程师主要负责集成电路的静电放电防护设计，确保芯片在静电环境中的可靠性和稳定性。具体职责包括：1. 芯片级ESD设计：负责IC ESD/Latch-up/EOS设计，包括test-key设计和全芯ESD/Latch-up/EOS检查建立IC ESD/Latch-up/EOS design/layout guideline针对芯片内部及外围电路提供ESD保护方案，参与早期设计评审并提出ESD设计建议2. 测试与验证：负责IC ESD/Latch-up & TLP测试规划，失效分析及解决方案对产品进行ESD、电磁兼容(EMC)测试，及时提供有效测试数据3. 标准与流程建立：制定ESD设计规范与流程，确保芯片设计的可制造性和可测试性开发设计工具和优化设计流程，建立高压、正负压ESD设计体系负责ESD/LU测试流程和测试方案以及设计规范的建立4. 技术支持与分析：负责system ESD失效分析及解决方案针对客户反馈进行故障分析，提供解决方案并进行后续跟进协助完成芯片和PCB级ESD测试分析5. 技术研发：跟踪新技术和新材料研究，评估其在ESD保护方面的应用前景负责ESD IP设计、ESD设计理论和设计方法研发撰写技术文档和报告，向团队与管理层汇报ESD测试与设计的成果 职位要求 1、微电子、集成电路、电子信息等相关专业本科及以上学历，3-5年以上芯片ESD设计经验2、熟悉半导体工艺流程，具有扎实的集成电路理论基础，熟悉半导体物理和器件原理3、精通ESD防护原理及各类损伤模型(HBM、MM、CDM等)，熟练使用电路仿真软件和EDA工具进行各种类型仿真4、对工艺级、器件级、电路级的片上ESD防护有系统性研究，具备高压和高ESD等级芯片的ESD防护结构设计成功经验5、熟悉失效分析流程和分析方法，有丰富案例分析经验6、具备ESD建模仿真验证设计成功经验者优先7、具有较强的逻辑思维能力、判断与决策能力，具备良好的沟通能力和团队合作精神8、英语水平中等以上，能够阅读技术文档 投递...
硬件工程师/专家 杭州、上海 全职 研发 - 电子 / 半导体 职位描述 1.芯片及硬件的调试和测试，包括高速信号抖动、眼图、SI等；2.公司预研芯片在PCB及FPGA上的硬件实现，从概念到原理图设计，BoM选型，将IC设计人员的算法及模块编程到FPGA上，硬件的调试；3.公司芯片产品的PCB测试板的原理图设计、layout；4.支持市场人员去客户演示；5.芯片测试验证流程及进度管理；6.编写硬件设计文档、测试文档及其他相关文档。 职位要求 1.熟练使用示波器、误码仪、网络分析仪、高低温温箱等设备，熟悉对测试设备编程搭建自动化测试环境；2.熟悉芯片的调试、测试，对于芯片、PCB、硬件有丰富的调试、测试经验，熟悉芯片选型等等；3.熟悉高速模拟信号测试及debug，熟悉SI/PI分析；4.5年以上硬件项目管理经验，能够独立take项目的整个流程，有芯片硬件设计到送样的经验优先；5.有高速SerDes经验优先；6.学习能力强，喜欢挑战，有团队合作精神和协调解决问题能力，有责任心，有良好的沟通和协调能力； 投递...
Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are
Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are
Overview Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire an Principal FAE in China. In this role, you will be working with some of the brightest inventors
• As part of the onsemi GaN division, you will contribute to the development and proliferation of 40V to 1200V GaN in various key applications, with products such as transistor, bidirectional switch, integrated power stage, and
Change the world. Love your job. In your first year with TI, you will participate in the Career Accelerator Program (CAP), which provides professional and technical training and resources to accelerate your ramp into TI and
Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are
Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are
SummaryAt Apple, new ideas have a way of quickly becoming extraordinary products, services, and customer experiences. Sound is an essential and compelling facet of the customer experience. Apple is assembling a world-class team of engineers who
封装架构工程师（技术中心） 惠州 全职 职位描述 一、岗位定位封装架构是芯片 / 封装的顶层总设计师，介于芯片前端、后端、封测、板级硬件、制程工艺之间，负责封装方案定义、技术路线选型、规格统筹、跨部门接口定义，定方案、定规格、定架构、定风险。二、核心主要工作职责1. 封装整体架构方案规划根据芯片功耗、IO 数量、频率、应用场景（消费 / 车载 / 工业）选定封装形态：QFN/BGA/LGA/FC-BGA/Fan-out/SiP/Chiplet定义单芯片 / 多芯片堆叠 / 并排架构、互连方案（键合 / 倒装 / D2D/TSV）制定封装外形尺寸、厚度、限高、引脚 / 球阵规划2. 芯片与封装接口定义主导Pin 脚分配、电源域划分、信号分组定义芯片 Pad 规划、扇出路径、差分 / 高速信号布线约束输出封装 Pin Map、引脚定义规范、电气接口规格3. 系统与板级协同架构对接整机 / 板级硬件，定义PCB 适配规则、封装焊盘、钢网、Layout 约束协调 SI/PI/
Change the world. Love your job. At TI, System Engineers work to identify ideal roadmap opportunities for a business and are responsible for defining new products and platforms based on market opportunity. To do this, they
Job Summary: The Senior Engineer, Field Applications is responsible to rovide local technical support to east China optical module customers with qualification to engage customers high management team representing SMTC Responsibilities: Familiar with Semtech optical products