Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are
ASIC-PD team is hiring both junior and senior engineers, whose work scope is physical design from RTL to GSDII: design quality check, synthesis, formal check, partitioning, constraint (for both design and process), async check, timing analysis/fixing/signoff, also
Responsibilities: End-to-End Project Ownership: Own SoC program execution from project definition through tape-out and post-silicon support. Ensure on-time, high-quality delivery of key milestones and coordinate engineering support during silicon bring-up, validation, and debug. Technical Leadership: Drive
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Key Responsibilities Technical Support & Case Management: Act as the primary interface for technical issues, driving
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In Create Account) 2. If you already have a Candidate Account, please
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Primary Responsibilities: ○ Supporting pre-silicon integration, usage, and implementation of memory subsystem products ○ Helping with
Company: Qualcomm China Job Area:Engineering Group, Engineering Group ASICS Engineering General Summary: Requirements: Familiar with ASIC development, especially logic design, RTL coding, verification, synthesis, timing closure and physical design flow Familiarity with Ethernet switching concepts, such as: L2/L3
Company: Qualcomm China Job Area:Engineering Group, Engineering Group ASICS Engineering General Summary: Requirements: Familiar with ASIC development, especially ASIC verification using System Verilog / UVM, SVA and Coverage-driven methodology, Emulation / FPGA validation Familiarity with Ethernet switching
By submitting your resume, you’re expressing interest in one of our 2027 GPU Architecture Engineer – New College Grad roles. We’ll review resumes on an ongoing basis, and a recruiter may reach out if your experience
By submitting your resume, you’re expressing interest in one of our 2027 Hardware ASIC Engineer New College Grad roles. We’ll review resumes on an ongoing basis, and a recruiter may reach out if your experience fits
PLAY, GROW and WIN To be a part of Virtuos means to be a creator. At Virtuos, we harness the latest technologies to make games better and more immersive than ever before. That is why we