Responsibilities: Implement and verify Scan, MBIST, and Boundary Scan solutions for complex SoC designs. Perform scan insertion, DFT DRC checking, and scan chain validation to ensure testability and design quality. Analyze fault coverage and develop ATPG